

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/750,057	12/30/2003	Christopher J. Lake	42P17515	9107		
8791 · 7	590 11/15/2006		EXAM	EXAMINER		
	BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD			LI, ZHUO H		
SEVENTH FL			ART UNIT	PAPER NUMBER		
LOS ANGELE	ES, CA 90025-1030	•	2185			
			DATE MAILED: 11/15/2006	DATE MAILED: 11/15/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	10/750,057	LAKE ET AL.	
Office Action Summary	Examiner	Art Unit	
·	Zhuo H. Li	2185	
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet w	vith the correspondence a	ddress
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory perional Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN 1.136(a). In no event, however, may a d will apply and will expire SIX (6) MO ute, cause the application to become A	ICATION. reply be timely filed NTHS from the mailing date of this BANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 22	Sentember 2006	•	
·= · · · · · -	is action is non-final.		
3) Since this application is in condition for allow		ters, prosecution as to th	e merits is
closed in accordance with the practice under	•	• •	
Disposition of Claims		,	
4)⊠ Claim(s) <u>1-32</u> is/are pending in the application	un.		
4a) Of the above claim(s) is/are withdr			
5) Claim(s) is/are allowed.	awii iioiii consideration.		
6) Claim(s) <u>1-8,11-14,17-24 and 27-30</u> is/are re	ioctod		
<u> </u>			
7) Claim(s) <u>9-10, 15-16, 25-26, 31-32</u> is/are obj 8) Claim(s) are subject to restriction and			
o) Claim(s) are subject to restriction and	or election requirement.		
Application Papers			
9) ☐ The specification is objected to by the Examir	ner.		
10) The drawing(s) filed on is/are: a) □ ac	ccepted or b) objected to	by the Examiner.	
Applicant may not request that any objection to th	e drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).	•
Replacement drawing sheet(s) including the corre	ection is required if the drawing	g(s) is objected to. See 37 C	FR 1.121(d).
11) The oath or declaration is objected to by the I	Examiner. Note the attache	d Office Action or form P	TO-152.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of:	gn priority under 35 U.S.C.	§ 119(a)-(d) or (f).	
1.☐ Certified copies of the priority docume	nts have been received.		
2. Certified copies of the priority docume		Application No	
3. ☐ Copies of the certified copies of the pri		· · · · · · · · · · · · · · · · · · ·	l Stage
application from the International Bure	•		
* See the attached detailed Office action for a lis		received.	
			•
	•		
Attachment(s)	_		
1) Motice of References Cited (PTO-892) 2) D Notice of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) (s)/Mail Date	
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 		Informal Patent Application	

Application/Control Number: 10/750,057 Page 2

Art Unit: 2185

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on September 22, 2006 has been entered.

Response to Amendment

2. This Office action is in responds to the Amendment filed on September 22, 2006, claims

1-32 are pending in the application.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out

the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Page 3

5. Claims 1-2, 4, 17-18, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fischer et al. (US PAT. 6,078,402 hereinafter Fischer) in view of Shariff et al. (US PAT. 5,590,374 hereinafter Shariff).

Regarding claim 1, Fischer discloses a method comprising scanning an address space to locate a structure, i.e., determining what PCI device exit and the particular configuration requirements for a new plug-in device by the configuration address space located in the configuration address register (100, figure 2) in the PCI device (65, figure 2), determining a starting address location, i.e., base address, of the structure, and accessing a register located within the structure by adding a predetermined offset to the starting location of the structure (col. 4 line 24 through col.5 line 44). Fischer differs from the claimed invention in not specifically teaches scanning an address space to locate an identification register of a structure whose value matches a predetermined value, wherein the value of the identification register identifies a starting address location of the structure within the address space. However, Shariff discloses an interface controller (32, figure 3) interactive between a host processor (12, figure 1) and plurality devices or memory modules, such as plug-in device (col. 1 lines 14-17), wherein the interface controller has a stored configuration base address for determining the unique address for which the corresponding interface module is to respond (abstract and col. 3 lines 38-41), and further comprising a identification code memory (36, figure 3), i.e., an identification register, in

responds to the read from host processor to determine the state of the requested and the configuration based address (col. 14 line 50 through col. 15 line 12), and the interface controller further determines whether the based address match the predetermine value stored in the identification code memory (36) to generate a result or whether a new configuration address needs to be generated by comparing the new configuration based address and the predetermine value stored in the identification code memory (col. 15 line 30 through col. 17 line 67).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the bus interface device of Fischer in having a step of scanning an address space to locate an identification register of a structure whose value matches a predetermined value, wherein the value of the identification register identifies a starting address location of the structure within the address space, as per teaches by the interface controller of Shariff, because it eliminate all memory base address conflicts (col. 3 lines 56-60).

Regarding claims 2 and 4, Fischer discloses the method wherein scanning an address space includes scanning a PCI address space, and scanning an address space to locate a structure includes scanning an address space to locate a structure that is located within a configuration space of a device (col. 4 line 24 through col. 5 line 44).

Regarding claim 17, the limitations of the claim are rejected as the same reasons set forth in claim 1.

Regarding claims 18 and 20, the limitations of the claims are rejected as the same reasons set forth in claims 2 and 4.

Application/Control Number: 10/750,057

Art Unit: 2185

6. Claims 3, 5-8, 11-14, 19, 21-24 and 27-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fischer et al. (US PAT. 6,078,402 hereinafter Fischer) and Shariff et al. (US PAT. 5,590,374 hereinafter Shariff) further in view of Bland et al. (US PAT. 5,623,697 hereinafter Bland).

Regarding claim 3, the combination of Fischer and Shariff differs from the claimed invention in not specifically teaches the step of scanning an address space includes scanning a PCI express address space. However, Bland teaches a bridge chip (34, figure 2) comprising peripheral component interconnect interface (46, figure 2) interfacing to PCI bus (30, figure 2), a direct memory access controller (50, figure 2) controlling memory accesses within system (10, figure 1), and programmable input/output register (52, figure 2), i.e., configuration address register, (col. 4 lines 36-61) wherein the direct memory access controller further comprising controllers (60 and 62) produce the memory address to the PCI bus (30) with corresponding registers, i.e., low page and high page register (col. 5 lines 20-43), wherein the direct memory access controller is capable to output to different memory location based on different bits memory addressing capacity, i.e., 8-bit mode or 16-bit mode (col. 7 lines 6-54). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the input/output interface of the combination of Fischer and Shariff in having a method step of scanning an address space includes scanning a PCI express address space, as per teaching by the bridge chip of Bland, because it provides a compatible cycle or a faster version by selecting the values to read out of the high or low page registers during data transfers, and ensures the correct channel information is routed to the address bus, which allows incrementing and decrementing across any address boundary (col. 3 lines 42-46 and col. 9 lines 4-8).

Application/Control Number: 10/750,057 Page 6

Art Unit: 2185

Regarding claims 5-8, the combination of Fischer and Shariff differs from the claimed invention in not specifically teaches the step of scanning an address space to locate a structure includes reading an 8-bit PCI capabilities pointer located inside a target device, and further determining whether the 8-bit capabilities pointer is a valid capabilities pointer, wherein the 8-bit capabilities pointer to read an 8-bit capabilities identification value, and further determining whether the read capabilities identification value matches a predetermined capabilities identification value. However, Bland teaches a bridge chip (34, figure 2) comprising peripheral component interconnect interface (46, figure 2) interfacing to PCI bus (30, figure 2), a direct memory access controller (50, figure 2) controlling memory accesses within system (10, figure 1), and programmable input/output register (52, figure 2), i.e., configuration address register, (col. 4 lines 36-61) wherein the direct memory access controller further comprising controllers (60 and 62) produce the memory address to the PCI bus (30) with corresponding registers, i.e., low page and high page register (col. 5 lines 20-43), wherein both high and low page register (82 and 84) are containing the base address, i.e., starting address, and the current addresses, a up/down counter 90 resided in the direct memory access controller counts for address bits when the system boot up, and the direct memory access controller transfer and drives address bit out onto the appropriate bus (col. 9 lines 9-54). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the input/output interface of the combination of Fischer and Shariff in having a method step of scanning an address space to locate a structure includes reading an 8-bit PCI capabilities pointer located inside a target device, and further determining whether the 8-bit capabilities pointer is a valid capabilities pointer, wherein the 8-bit capabilities pointer to read an 8-bit capabilities identification value, and further

Page 7

Art Unit: 2185

determining whether the read capabilities identification value matches a predetermined capabilities identification value, as per teaching by the by the bridge chip of Bland, because it provides a compatible cycle or a faster version by selecting the values to read out of the high or low page registers during data transfers, and ensures the correct channel information is routed to the address bus, which allows incrementing and decrementing across any address boundary (col. 3 lines 42-46 and col. 9 lines 4-8).

Regarding claims 11-14, the combination of Fischer and Shariff differs from the claimed invention in not specifically teaches scanning an address space to locate a structure includes reading a 12-bit PCI express capabilities pointer located inside a target device, further determining whether the 12-bit capabilities pointer is a valid capabilities pointer, and the 12-bit capabilities pointer is a valid capabilities pointer to read a 16-bit capabilities identification value, and further determining whether the read capabilities identification value matches a predetermined capabilities identification value. However, Bland teaches a bridge chip (34, figure 2) comprising peripheral component interconnect interface (46, figure 2) interfacing to PCI bus (30, figure 2), a direct memory access controller (50, figure 2) controlling memory accesses within system (10, figure 1), and programmable input/output register (52, figure 2), i.e., configuration address register, (col. 4 lines 36-61) wherein the direct memory access controller further comprising controllers (60 and 62) produce the memory address to the PCI bus (30) with corresponding registers, i.e., low page and high page register (col. 5 lines 20-43), wherein both high and low page register (82 and 84) are containing the base address, i.e., starting address, and the current addresses, a up/down counter 90 resided in the direct memory access controller counts for address bits when the system boot up, and the direct memory access controller transfer

and drives address bit out onto the appropriate bus (col. 9 lines 9-54). In addition, the difference between Bland and the claims is the claims specifically recite the PCI bus is a 12-bit bus, however, having this sized of bus does not have a disclosed purpose nor is this size disclosed to overcome any deficiencies in the prior art. S such, the PCI bus may have been of any size, and since Bland discloses a 16-bit bus capacity (col. 9 line 66 through col. 10 line 20), the ordinary artisan would realize a possible bus size increase as the current technology would warrant. Accordingly, it would have been an obvious matter of design choice to utilize the system of Bland wherein the PCI bus is 12-bit, as disclosed supra, since applicant has not disclosed that a 12-bit PCI bys, as opposed to other sizes, overcomes a deficiency in the prior art or is for any stated purpose. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the input/output interface of the combination of Fischer and Shariff in having a method step of scanning an address space to locate a structure includes reading a 12-bit PCI express capabilities pointer located inside a target device, further determining whether the 12-bit capabilities pointer is a valid capabilities pointer, and the 12-bit capabilities pointer is a valid capabilities pointer to read a 16-bit capabilities identification value, and further determining whether the read capabilities identification value matches a predetermined capabilities identification value, as per teaching by the by the bridge chip of Bland, because it provides a compatible cycle or a faster version by selecting the values to read out of the high or low page registers during data transfers, and ensures the correct channel information is routed to the address bus, which allows incrementing and decrementing across any address boundary (col. 3 lines 42-46 and col. 9 lines 4-8).

Application/Control Number: 10/750,057

Art Unit: 2185

Regarding claim 19, the limitations of the claim are rejected as the same reasons set forth in claim 3.

Regarding claims 21-24, the limitations of the claims are rejected as the same reasons set forth in claims 5-8.

Regarding claims 27-30, the limitations of the claims are rejected as the same reasons set forth in claims 11-14.

Allowable Subject Matter

7. Claims 9-10, 15-16, 25-26 and 31-32 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

8. Applicant's arguments with respect to claims 1-32 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Lee et al. (US PAT. 6,973,526) discloses method and apparatus to permit external access to internal configuration registers (abstract).

Moy (US PAT. 6,820,149) discloses method, system and program for testing a bus interface wherein the bus interface is configured with base addresses that enable transmission of I/O request over the bus to the memory (col. 2 lines 3-59).

Melo et al. (US PAT. 6,241,400) discloses configuration logic within a PCI compliant bus interface unit, which can be selectively disconnected from a clocking source to conserve power (abstract).

Porterfield (US PAT. 6,587,868) discloses computer system having peer-to-peer bus bridges and shadow configuration registers (col. 2 lines 28-58).

Bennett et al. (US Pub. 2003/0,188,122) discloses mapping of interconnect configuration space (abstract).

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Zhuo H. Li whose telephone number is 571-272-4183. The examiner can normally be reached on Tues - Fri 9:00am - 6:30pm and alternate Monday...

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sanjiv Shah can be reached on 571-272-4098. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/750,057 Page 11

Art Unit: 2185

11. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Zhuo H. Li

Patent Examiner November 7, 2006

SANJIV SHAH SUPERVISORY PATENT EXAMINER SUPERVISORY OGY CENTER 2100